ExpandKeyV Project Status (06/16/2011 - 15:40:34)						
Project File:	EksBlowFishSetup.xise	Parser Errors:	No Errors			
Module Name:	ExpandKey	Implementation State:	Placed and Routed			
Target Device:	xc6slx45-3fgg484	• Errors:	No Errors			
Product Version:	ISE 13.1	• Warnings:	10 Warnings (5 new)			
Design Goal:	Balanced	Routing Results:	All Signals Completely Routed			
Design Strategy:	Xilinx Default (unlocked)	Timing Constraints:	All Constraints Met			
Environment:	System Settings	Final Timing Score:	0 (Timing Report)			

Device Utilization Summary [
Slice Logic Utilization	Used	Available	Utilization	Note(s)		
Number of Slice Registers	2,506	54,576	4%			
Number used as Flip Flops	2,506					
Number used as Latches	0					
Number used as Latch-thrus	0					
Number used as AND/OR logics	0					
Number of Slice LUTs	8,059	27,288	29%			
Number used as logic	8,055	27,288	29%			
Number using O6 output only	7,509					
Number using O5 output only	1					
Number using O5 and O6	545					
Number used as ROM	0					
Number used as Memory	0	6,408	0%			
Number used exclusively as route-thrus	4					
Number with same-slice register load	4					
Number with same-slice carry load	0					
Number with other load	0					
Number of occupied Slices	2,611	6,822	38%			
Number of LUT Flip Flop pairs used	8,142					
Number with an unused Flip Flop	5,647	8,142	69%			
Number with an unused LUT	83	8,142	1%			
Number of fully used LUT-FF pairs	2,412	8,142	29%			
Number of unique control sets	21					
Number of slice register sites lost to control set restrictions	86	54,576	1%			
Number of bonded <u>IOBs</u>	115	316	36%			
Number of RAMB16BWERs	4	116	3%			
Number of RAMB8BWERs	0	232	0%			
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%			
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%			
Number of BUFG/BUFGMUXs	1	16	6%			
Number used as BUFGs	1					
Number used as BUFGMUX	0					
Number of DCM/DCM_CLKGENs	0	8	0%			
Number of ILOGIC2/ISERDES2s	0	376	0%			
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	376	0%			
Number of OLOGIC2/OSERDES2s	0	376	0%			
Number of BSCANs	0	4	0%			

Number of BUFHs	0	256	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	58	0%	
Number of ICAPs	0	1	0%	
Number of MCBs	0	2	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	4	0%	
Number of PMVs	0	1	0%	
Number of STARTUPs	0	1	0%	
Number of SUSPEND_SYNCs	0	1	0%	
Average Fanout of Non-Clock Nets	5.41			

Performance Summary [_]						
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report			
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report			
Timing Constraints:	All Constraints Met	-				

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	qui 16. jun 15:31:24 2011	0	10 Warnings (5 new)	14 Infos (11 new)
Translation Report	Current	qui 16. jun 15:31:34 2011	0	0	0
Map Report	Current	qui 16. jun 15:37:13 2011	0	0	6 Infos (0 new)
Place and Route Report	Current	qui 16. jun 15:40:15 2011	0	0	4 Infos (0 new)
Power Report					
Post-PAR Static Timing Report	Current	qui 16. jun 15:40:32 2011	0	0	3 Infos (0 new)
Bitgen Report					

Secondary Reports			
Report Name	Status	Generated	

Date Generated: 06/16/2011 - 15:40:34