| slow_key_setup1 Project Status (06/16/2011 - 16:18:59) | | | | | |
|--|---------------------------|--------------------------------------|-------------------------------|--|--|
| Project File: | bflike1.xise | Parser Errors: | No Errors | | |
| Module Name: | slow_key_setup1 | Implementation State: | Placed and Routed | | |
| Target Device: | xc6slx45-3fgg484 | • Errors: | No Errors | | |
| Product Version: | ISE 13.1 | • Warnings: | <u>338 Warnings (0 new)</u> | | |
| Design Goal: | Balanced | Routing Results: | All Signals Completely Routed | | |
| Design Strategy: | Xilinx Default (unlocked) | • Timing Constraints: | X <u>1 Failing Constraint</u> | | |
| Environment: | System Settings | • Final Timing Score: | 397 (Timing Report) | | |

| Device Utilization Summary | | | | | | |
|--|-------|-----------|-------------|---------|--|--|
| Slice Logic Utilization | Used | Available | Utilization | Note(s) | | |
| Number of Slice Registers | 290 | 54,576 | 1% | | | |
| Number used as Flip Flops | 3 | | | | | |
| Number used as Latches | 287 | | | | | |
| Number used as Latch-thrus | 0 | | | | | |
| Number used as AND/OR logics | 0 | | | | | |
| Number of Slice LUTs | 1,170 | 27,288 | 4% | | | |
| Number used as logic | 1,170 | 27,288 | 4% | | | |
| Number using O6 output only | 1,002 | | | | | |
| Number using O5 output only | 0 | | | | | |
| Number using O5 and O6 | 168 | | | | | |
| Number used as ROM | 0 | | | | | |
| Number used as Memory | 0 | 6,408 | 0% | | | |
| Number of occupied Slices | 364 | 6,822 | 5% | | | |
| Number of LUT Flip Flop pairs used | 1,178 | | | | | |
| Number with an unused Flip Flop | 889 | 1,178 | 75% | | | |
| Number with an unused LUT | 8 | 1,178 | 1% | | | |
| Number of fully used LUT-FF pairs | 281 | 1,178 | 23% | | | |
| Number of unique control sets | 36 | | | | | |
| Number of slice register sites lost to control set restrictions | 14 | 54,576 | 1% | | | |
| Number of bonded IOBs | 24 | 316 | 7% | | | |
| IOB Latches | 10 | | | | | |
| Number of RAMB16BWERs | 0 | 116 | 0% | | | |
| Number of RAMB8BWERs | 0 | 232 | 0% | | | |
| Number of BUFIO2/BUFIO2_2CLKs | 0 | 32 | 0% | | | |
| Number of BUFIO2FB/BUFIO2FB_2CLKs | 0 | 32 | 0% | | | |
| Number of BUFG/BUFGMUXs | 1 | 16 | 6% | | | |
| Number used as BUFGs | 1 | | | | | |
| Number used as BUFGMUX | 0 | | | | | |
| Number of DCM/DCM_CLKGENs | 0 | 8 | 0% | | | |
| Number of ILOGIC2/ISERDES2s | 0 | 376 | 0% | | | |
| Number of IODELAY2/IODRP2/IODRP2_MCBs | 0 | 376 | 0% | | | |
| Number of OLOGIC2/OSERDES2s | 10 | 376 | 2% | | | |
| Number used as OLOGIC2s | 10 | | | | | |
| Number used as OSERDES2s | 0 | | | | | |
| Number of BSCANs | 0 | 4 | 0% | | | |
| Number of BUFHs | 0 | | | | | |

| Number of BUFPLLs | 0 | 8 | 0% | |
|----------------------------------|------|----|----|--|
| Number of BUFPLL_MCBs | 0 | 4 | 0% | |
| Number of DSP48A1s | 0 | 58 | 0% | |
| Number of ICAPs | 0 | 1 | 0% | |
| Number of MCBs | 0 | 2 | 0% | |
| Number of PCILOGICSEs | 0 | 2 | 0% | |
| Number of PLL_ADVs | 0 | 4 | 0% | |
| Number of PMVs | 0 | 1 | 0% | |
| Number of STARTUPs | 0 | 1 | 0% | |
| Number of SUSPEND_SYNCs | 0 | 1 | 0% | |
| Average Fanout of Non-Clock Nets | 5.27 | | | |

| Performance Summary | | | | | |
|---------------------|-------------------------------|--------------|---------------|--|--|
| Final Timing Score: | 397 (Setup: 397, Hold: 0) | Pinout Data: | Pinout Report | | |
| Routing Results: | All Signals Completely Routed | Clock Data: | Clock Report | | |
| Timing Constraints: | X 1 Failing Constraint | | | | |

| Detailed Reports | | | | | E |
|-------------------------------|-------------|---------------------------|--------|-----------------------------|------------------------|
| Report Name | Status | Generated | Errors | Warnings | Infos |
| Synthesis Report | Current | qui 16. jun 16:17:10 2011 | 0 | <u>301 Warnings (0 new)</u> | <u>1 Info (0 new)</u> |
| Translation Report | Current | qui 16. jun 16:17:15 2011 | 0 | 0 | 0 |
| Map Report | Current | qui 16. jun 16:18:11 2011 | 0 | <u> 37 Warnings (0 new)</u> | <u>6 Infos (0 new)</u> |
| Place and Route Report | Current | qui 16. jun 16:18:41 2011 | 0 | 0 | 4 Infos (0 new) |
| Power Report | | | | | |
| Post-PAR Static Timing Report | Current | qui 16. jun 16:18:57 2011 | 0 | 0 | 3 Infos (0 new) |
| Bitgen Report | Out of Date | seg 30. mai 16:27:58 2011 | 0 | 0 | 0 |

| Secondary Reports | | | |
|--------------------|-------------|---------------------------|--|
| Report Name | Status | Generated | |
| ISIM Simulator Log | Out of Date | seg 13. jun 18:44:17 2011 | |
| WebTalk Report | Out of Date | seg 30. mai 16:27:58 2011 | |
| WebTalk Log File | Out of Date | seg 30. mai 16:28:20 2011 | |

Date Generated: 06/16/2011 - 16:18:59